Abstract-We present a method for optimizing and automating component and transistor sizing in CMOS operational amplifiers. We observe that a wide variety of performance measures can be formulated as posynoman1 functions of the design variables. As a result, amplifier design problems can be expressed as geometrzc programs, as special type of convex problems for which very efflcient global optimization methods exist. A side benefit of using convex optimization is that a sensatavity ~n a l y s i s is obtained with the final solution with no additional computation. This information is of great interest to analog circuit designers. The method we present can be applied to a wide variety of amplifier architectures, but in this paper we apply the method to a specific two-stage amplifier architecture.
I. INTRODUCTION
Operational amplifiers (op-amps) are an essential block of many mixed-mode systems. The foldedcascode op-amp is a widely used op-amp in highfrequency switched capacitor filters because of its many advantages. In particular, it provides a large gain, it is easier to frequency compensate (the load capacitor is also the compensation capacitor) and unlike the two stage op-amp it does not suffer from frequency degradation of the power supply rejection ratio.
There has been extended research in the area of computer-aided design of analog circuits. Some of the previous approaches to automated design of analog circuits have relied on classical optimization methods like NPSOL [l] and DELIGTH [a] . Although these methods can solve a wide variety of problems, they have several disadvantages: they can only find locally optimum points; even if a solution exits, convergence is not guaranteed and, they can be very slow. ) share the same advantages and disadvantages of the previous methods. Furthermore, they must be customized for each design. Global optimization methods have also been used (branch and bound in [4], simulated annealing in FRIDGE [5] ). These methods are very slow and generally become impractical for large problems.
In this papci. we show how we can pose to foldedcascode amplifier design problem as a geometric programming problem, a special type of convex problem. The method has been applied previously [6] to the design of a two stage operational amplifier. The fact that the design problem can be formulated as a convex problem offers a series of advantages: it converges t o a globally optimal solution; infeseability of the design is unambiguously detected; the final solution is independent of the starting point; a sensitivity analysis provided with no additional computation and the solution is found very fast. The disadvantage of this method is the reduced flexibility in the types of constraints and of circuits models that it can handle.
The sensitivity analysis is a valuable tool for the circuit designer. It allows to classify the constraints in order of importance. The designer knows which constraints are worth trading-off.
In $11, we describe geometric programming. In $111 we show that a variety of performance measures can be written in posynomial form. In SIV-A, we give a specific design example, including a sensitivity analysis. In SIV-B, we perform a trade-off analysis of the circuit. In $V, we give our concluding remarks. 
GEOMETRIC PROGRAMMING PROBLEMS
Geometric programming is a special type of convex problem. In a convex problem the objective function and the constraints are convex functions. The advan-tages of solving convex problems is that global optimum solutions are found with great efficiency. Geometric programming has been used before in wire sizing for digital circuits (TILOS [7] A geometric program (see [ 8 ] ) has the form
where fi are posynomial functions and g, are monomial functions. If f is a posynomial and g is a mono-
From closure under non-negativity, constraints of the form f(x) < a, where a > 0 can also be used. Similarly, if g1 and 92 are both monomial functions, the constraint g I ( x ) = g 2 ( 2 ) can be expressed as
In general, posynomial functions are not convex.
A simple change of variables converts the posynomial objective functions and constraints into convex functions. We define yi = logx,, and take the logarithm of a posynomial f to get
A . Sensitivity analysis
Consider the problem,
This problem is the same problem as ( 1 ) with modified constraints. We can analyze the variation of the optimal objective value, fo(x*), of the modified geometric program (3) as a function of U and w (for small U and U) using the logarithmic sensitivities evaluated at U = v = 0. Si and Ti are automatically obtained as a byproduct of the interior-point method (see [lo] ).
A sensitivity analysis gives tremendous insight to the circuit designer. For example, Si = 0 means that the ith inequality constraint is not active (Le., slightly tightening or loosening the ith constraint will not change the optimum point) and Si = -p ( p > 0) means that a fractional increase in the ith inequality constraint will be magnified p times in the objective. 
This is the exponential form of the geometric program. Since this problem is convex, we can use efficient interior-point methods [9] to solve it. The efficiency is close to that of current interior-point methods for solving linear programs. This means that very put conductance are monomials. More complicated posynomial models for the transistors can be derived (see [6] ). We only cite some of the most important performance specifications for the op-amp.
Quiescent Power
Note that the quiescent power is a posynomial function of the design parameters.
Open loop gain
IV. EXPERIMENTAL RESULTS

A . Sensitivity example
In the design example, the positive supply voltage was set at 5V and the negative supply voltage was set at OV. The op-amp was designed for a load of 5pF. The technology used in the simulations is 0.8pm CMOS.
We have implemented (in MATLAB) a crude primal barrier method for solving the geometric programming problems (see [lo] ). Despite the simplicity of the algorithm and the MATLAB overhead, each op-amp design is obtained in one to two seconds realtime on an ULTRA SPARC-1, 170MHz.
In Table I we show the performance specifications required in the first column, the performance obtained in the second column, the HSPICE verification results and the sensitivity to each constraint in the fourth column. This design was obtained in one second real time. It is interesting to note that many constraints are in fact active, which hints to the global optimality of the obtained design.
One can see that there is close agreement between the predicted performance and the simulated performance with HSPICE.
The sensitivity results can be interpreted as follows. There are six active constraints (those with sensitivities not zero): minimum device length, minimum device width, area, maximum output voltage, quiescent power and phase margin. We can classify the constraints on how binding they are. For example, the minimum device length is the most binding since a 10% decrease in the minimum device length will produce an increase of 47.5% in unity-gain bandwidth. However, a 10% decrease on the minimum device width will only improve the unity-gain bandwidth by 1.6%.
B. Trade-off analysis
Another advantage of posing the design problem as a geometric programming problem is the ability to quickly obtain trade-off curves between several performance specifications/constraints. Other CAD methods may also be able to provide trade-off curves but it would take them a very long time.
For the next designs the default value of the specifications are shown in Table I .
In Figure 2 we plot the maximum unity-gain bandwidth versus power for different maximum inputreferred noise specifications at 1kHz. We can see that for a tight noise specification, the maximum achievable bandwidth is only 65MHz. However for only a 25% increase in the admissible input-referred noise, we can improve the bandwidth by almost 40%.
The inverse of the gain, i.e., 1/A, is a posynomial function of the design parameters.
Unity-gain frequency
Typically the output pole is made a dominant pole and the unity-gain frequency becomes
where CL is the total load capacitance at the output node. Note that the expression for the unity-gain bandwidth is an inverse-posynomial. Thus, we can impose a minimum required unity-gain bandwidth. Phase margin For small phase shifts we have arctana: M x and a simple posynomial expression for the phase margin can be obtained where pz, the non-dominant pole at the drain of M 3 is given by
The equivalent input-referred noise power spectral density Sin(f)' (in V2/Hz, at frequency f assumed smaller than the 3dB bandwidth), can be expressed as where S E is the input-referred noise power spectral density of transistor Mk. These spectral densities consist of the input-referred thermal noise and a 1/ f noise:
Thus equation (10) is a posynomial equation and we can impose a maximum input-referred noise power spectral density.
Other constraints One must also include constraints that guarantee that all transistors will remain in saturation. These conditions are posynomial conditions (see [ 6 ] 
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